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Abstract—Nowadays, several industrial applications are being
ported to parallel architectures. These applications take ad-
vantage of the potential parallelism provided by multiple core
processors. Many-core processors, especially the GPUs(Graphics
Processing Unit), have led the race of floating-point performance
since 2003. While the performance improvement of general-
purpose microprocessors has slowed significantly, the GPUs have
continued to improve relentlessly. As of 2009, the ratio between
many-core GPUs and multicore CPUs for peak floating-point
calculation throughput is about 10 times. However, as parallel
programming requires a non-trivial distribution of tasks and
data, developers find it hard to implement their applications
effectively. Aiming to improve the use of many-core processors,
this work presents an case-study using UML and MARTE
profile to specify and generate OpenCL code for intensive signal
processing applications. Benchmark results show us the viability
of the use of MDE approaches to generate GPU applications.
I. INTRODUCTION
Advanced engineering and scientific communities have used
parallel programming to solve their large scale complex prob-
lems for a long time. Despite the high level knowledge of
the developers belonging to these communities, they find
hard to implement their parallel applications effectively. Over
recent years, using Graphics Processing Units (GPUs) has
become increasingly popular and in fact important for seeking
performance benefits in computationally intensive parallel ap-
plications. However, even for GPUs, there are not performance
gains without challenges: first, the identification and exploita-
tion of any parallelism in the application is responsibility of
programmers. Often, this requires intimate understanding of
the hardware and extensive re-factoring work rather than sim-
ple program transformations. Second, the high-level abstrac-
tions of a problem can hardly be expressed in the CUDA [2]
or OpenCL [3] programming model. Furthermore, subsequent
manual optimisations distort any remaining abstractions in the
application.
A way of addressing this abstraction is to provide a model-
to-source transformation mechanism where the model is cap-
tured through a Model-Driven Environment (MDE) [6] and
then the code generation is handled by templates. Gaspard2
[5] is a framework that uses UML and the MARTE profile
in order to implement its MDE approach. This paper shows
a case-study using Gaspard2 to generate an application code
for massively parallel architectures based on GPUs. Moreover,
performance issues are applied to the model transformation
and code generation steps in order to achieve optimization
levels accomplished in manually written codes.
II. BACKGROUND
A. Massively Parallel Architectures
GPU is a manycore processor attached to a graphics card
dedicated to calculating floating point operations. The GPU
devotes more transistors to data processing rather data caching
and flow control. This is the reason why the GPU is specialized
for compute intensive. Nevertheless, even if GPUs are a
manycore processors, their parallelism continues to scale with
Moore’s law. It is necessary to develop application software
that transparently scales its parallelism. GPUs such as NVIDIA
GeForce GTX 480 contain 15 Streaming Multiprocessors, each
of which supports up to 1024 co-resident threads, so 30K
threads can be created for a certain task. In addition, each
multiprocessor executes groups, called warps, of 32 threads
simultaneously. NVIDIA’s actual CUDA architecture, code-
named Fermi, has features for general-purpose computing.
Fundamentally, Fermi processors are still graphics processors,
not general-purpose processors. The system still needs a host
CPU to run the operating system, supervise the GPU, provide
access to main memory, present a user interface, and perform
everyday tasks that have little or no data-level parallelism.
B. OpenCL
OpenCL(Computing Language) is a standard for parallel
computing consisting of a language, API, libraries and a
runtime system. Originally, was proposed by Apple, and then
turned over to the Khronos Group.
OpenCL also defines a programming language for writing
kernels, which is an extension of C. Kernels are executed
within their own memory domain and may not directly access
host main memory. OpenCL usually defines a host where main
programs are placed and one or more devices that executes
kernels. Furthermore, device memory is divided into four
distinct regions:
• Global memory, a kind of ”device main memory”, can be
accessed by all work-items and the host in reads/writes.
• Constant memory is similar to global memory, except that
work-items may only read from this memory.
• Local memory is read/write memory local to a work-
group, and is shared by all work-items of this group.
• Private memory is local to each work-item.
The OpenCL programming language defines type qualifiers
to specify in which memory region a variable is stored or
a pointer points to. As a kernel can neither access host main
memory nor dynamically allocate global and constant memory,
all memory management must be done by the host. The
OpenCL API provides functions to allocate linear memory
blocks in global or constant memory, as well as to copy data
to or from these blocks.
C. MARTE in Gaspard2 Context
MARTE (Modeling and Analysis of Real-Time and Em-
bedded systems) [1] is a standard proposal of the Object
Management Group (OMG). The primary aim of MARTE is
to add capabilities to UML for model-driven engineering of
real-time and embedded systems. UML provides the frame-
work into which needed concepts are plugged. The MARTE
profile enhances possibility to model software, hardware and
relations between them. It also provides extensions to make
performance and scheduling analysis and to take into account
platform services. Gaspard2 [5] is a framework based on MDE
and MARTE profile. From a high-level abstraction model
of application, architecture and allocation, Gaspard2 provides
transformation chains and templates to code generation for
several target platforms. One of these platforms is the hybrid
(CPU+GPU) platform beneath the OpenCL API.
III. CASE STUDY: H.263 VIDEO DOWNSCALING
The case study concerned in this paper deals with specific
aspect of H.263-based video compression standard, scaling.
The scaling during video-compression is considerably im-
portant for previews or for streaming for small form factor
devices, such as mobile phones. The application consists
of a classical downscaler, which transforms a video signal,
which, for instance, is expressed in Common Intermediate
Format (CIF), into a smaller size video. In this situation, the
downscaler can be composed of two components: a horizontal
filter that reduces the number of pixels from 352-lines to 132-
lines and a vertical filter that reduces the number of pixels from
288-lines to 128-lines by interpolating packets of 8 pixels both
row- and column-wise.
In a typical case of handling a 25-frames-per-second video
signal lasting for 80-seconds, the downscaler may process up
to 2000 frames in CIF format, with each input frame being
represented by a two-dimensional array of size 352×288 and
should emit 2000 output frames of size 132 × 128. Since
each video pixels is encoded in 24-bit RGB colour model,
the frame generation process is repeated for each frame and
for each pixel of different colour space along two different
directions. The final frame is produced by using these outputs
from different colour space. Depending on the composing
function, a broad-range of output colours are possible for each
pixel and thus for each frame. The figure 1 illustrates this basic
operation for a given frame in high-definition format.
HDTV Resolution 1920x1080 720x1080
DVD Resolution
720x480
Horizontal Filter Vertical Filter
Fig. 1. Horizontal and vertical filter processes
As can be observed, the operations concerned with the
scaling is highly parallel and repetitive. The interpolation
is repeated for each frame, each pixel and for each colour
channel.
A. Downscaler Model
The figure 2 gives us an overview of the downscaler
application. The figure illustrates a model for a 300-frames
video, even if we have 2000 frames in our testbed. For this
example, we are going to analyse only the first repetitive
task from the Horizontal Filter component. The other tasks
have equivalent behaviour. The yhfk task has a multiplicity
equals to [288,44]. It means this task is composed of 288x44
independent tasks (so-called Elementary Task), and thus, par-
allelizable. Each elementary task takes a pattern from the input
array. A tiler stereotype1 do the tiling operation. It allows to
split input data in patterns in accordance with tiler’s array
definitions of origin, paving and fitting. Besides features such
as tiler specifications and task repetitions, MARTE profile is
applied to OpenCL architecture definition (host and device)
in order to grant task allocations. For this illustrated model,
we add a specification to one host (CPU+Memory) and one
device (GPU+Global Memory). Data and tasks are placed into
memories and processors according to project interests. For
instance, the six repetitive tasks in horizontal and vertical
filters are allocated onto the GPU in order to generate kernels
in the execution environment. Allocate stereotypes are used to
map ports and tasks into HwRAMs and HwProcessors. These
stereotypes will allow for creating all variables and relations
between them. Additionally, in order to distinguish host from
device, we modify the description attribute from HwResource
stereotype.
B. MARTE to OpenCL Transformation Chain
Gaspard2 supplies a transformation engine that allows us
chaining a set of model-to-model or model-to-text transfor-
mations. These transformations take into account model ele-
ments and properties and gather information to create cleaner
models towards a target platform. A recent chain was added
to Gaspard2 framework and it allows for automatic code
generation from MARTE to OpenCL (see [6]). Subsequent
paragraphs highlight some details of the designed model taken
into account by these transformations.
1defined in ArrayOL [4] language and part of MARTE.
application: MainApplication
MainApplication
idf: Downscaler2Frame  [300]
instance definition
ifg: FrameGenerator ifc: FrameConstructorid: Downscaler
Downscaler2Frame
gen_y: INT [288,352] down_in_y: INT [288,352]
down_out_v: INT [64,66] cons_v: INT [64,66]
Downscaler
ihf: HorizontalFilter
horiz_in_v: INT [144,176]
ivf: VerticalFilter
vert_in_y: INT [288,132]
vert_out_v: INT [64,66]
yhfk: YHFi2Block            [288,44]
uhfk: YHFi2Block             [144,22]
in_vhf: INT [11]
vhfk: YHFi2Block             [144,22]
HorizontalFilter
             Tiler:
Origin: {0,0}
Paving: {{0,1},{8,0}}
Fitting: {{0,1}}
horiz_out_v: INT [144,176]
out_uhf: INT [3]
horiz_in_y: INT [288,352]
yvfk: YVFi2Block            [32,132]
uvfk: UVFi2Block             [16,66]
in_vvf: INT [14]
vvfk: VVFi2Block             [16,66]
VerticalFilter
out_uvf: INT [4]
in_yhf: INT [11]
Fig. 2. Downscaler Application Model
1) Launch Topology: An allocated repetitive task should be
properly executed. In OpenCL programming model, elemen-
tary tasks are work-items in a work-group context. The work-
group and work-item topology (grid of threads) are computed
from multiplicity of the elementary task. For instance, a
MxN multiplicity is transformed in the work-item topology as
defined in the figure 3. Threshold levels help to avoid mistaken
topology definitions for smaller or bigger multiplicities.
taskA: TE_A             [M,N] LaunchTopology
dim = {2,MxN}
global = {M,N}
local = {16,16}
M
N
16
16
Fig. 3. Downscaler Application Model
2) Data Allocation: A critical problem in application mod-
eling based on MDE is to manage the data allocation in the
target platform. MARTE profile adds the flowPort stereotype
to UML port element. The main attribute aggregated to a
port element is the direction, which allows to define whether
the port is input, output, or bidirectional. This information
contributes to decide which elements are read-only variables.
By using UML links we can associate flowPorts to mem-
ories in architecture models. Each port has attributes and
associations that allow us defining size and data type for
example. Thus, developers can specify in their application
models where the data will be stored and how much space
will occupy the data. In the figure 4 we can see a simple
example of allocation. Ports from different tasks are allocated
into memory elements of their respective processors.
3) Performance Tuning: Usually connected ports allocated
to different memory boxes, as seen in the data allocations
illustration (figure 4), cause a data transfer between CPU and
GPU. At a first sight, one can say that is a critical point to
decrease the performance because subsequent kernels reuse
yhfk: YHFi2Block            [288,44]
uhfk: YHFi2Block             [144,22]
vhfk: YHFi2Block             [144,22]
HorizontalFilter
From application model From architecture model
gpgm: GPU_GM
Device
gm: CPU_GM
Host
<<abstraction>>
<<allocate>>
Fig. 4. Downscaler Application Model
these data. Since unnecessary data transfer times are expressive
in running time, it would be interesting to take out execessive
transfers in the model design. Nevertheless, applying some
inteligency levels to the transformations we can detect these
critical points in the original model and avoid extra data
transfers. Therefore, performance gains, as observed in result
charts in next section, can be achieved automatically.
IV. RESULTS
Four versions of the Downscaler were tested. The first one
is a sequential version using the same structure defined in the
figure 2. The other two versions are OpenCL automatically
generated and the last one is a manually written OpenCL
version. We have used a transformation chain that transforms
model to model using QVTO [8] and model to text using
Acceleo [7]. The first OpenCL code is a not optimized
program without any further analysis on memory transfers.
The second one regards the memory transfers between host
and device. Minimize these transfers reduces notably the total
GPU execution time. As seen in the figure 5, data transfers take
a lot of time (more than 70%) in the Downscaler application.
The communication takes more time than computing process
by the work-items. Time analysis in figure 5 demonstrates the
bigger spent time in y-component kernels due to their bigger
topology and handled data. After the performance tuning, no
time changes occurs in kernels (as it was expected). However,
we verify about 30% and 70% faster transfer times in host to
device and device to host respectively.
The figure 6 presents the total execution time of each
implemented version. Both OpenCL codes give us good results
with relation to CPU code. Using optimized transfers we can
achieve speedups of 10x. In fact, structurally, the optimized
version is really closer to manually written (considering the
model designer is the code programmer). The decision of the
topology and data transfers by the transformations (model
compiler) were closely inspired by decisions taken if they
would a human programmer. For the optimized version we
achieve about 25% of speed-up. This is an enough expressive
performance for two parallel implementations.
V. CONCLUSION
Even though we have used an application model not spe-
cially developed for GPU architectures, we have had good
results at performance level. Parallel languages are hard to
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Fig. 6. Running Time Chart for the four Downscaler Implementations
program and MDE approaches are well suitable to allow
not specialized programmers creating parallel programs. The
results presented in this work help us to certify the high
potential of MARTE profile to create parallel applications
for massively parallel processors. For the time being, we are
implementing more optimization features in the transformation
chain in order to ensure a stable and generic framework to
create OpenCL applications exploiting, among other things,
the memory hierarchy throughput.
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